On this page
Prepared by Chipsimple Engineering Team, Engineering and technical content review
Published online August 10, 2026 · Reviewed August 10, 2026
ENGINEERING ARTICLE 17 / VOLUME 3
Planning the Print-and-Fire Sequence for Multilayer Thick Film Circuits
A multilayer layout may look like a stack, but the factory experiences it as time. Lower conductors are printed and fired; dielectric covers selected areas; vias or openings are formed; upper conductors and resistors follow; trimming and protection occur when access permits. A process plan should therefore be created with the artwork, not after it.
Create a Layer and Firing Map
Each artwork layer has a corresponding material, dry step, fire and inspection gate. The consequence is practical: omitting a temporary or inspection state hides risk in buried interfaces. This is one reason multilayer thick film process cannot be reduced to a single catalogue value.
During design review, document the complete route from clean substrate to final overcoat. The objective is not to freeze every process setting on the customer drawing, but to define the functional boundary that the manufacturer must protect.
A useful evidence package contains traveller records and first-article evidence at each gate. Comparing those records with the approved construction is more informative than judging an isolated photograph or one resistance reading.
Watch for discovering a missing inspection or inaccessible trim feature after tooling. It often indicates that two individually acceptable variables have combined at the edge of their windows.
Protect Compatibility Across Refires
Earlier films see every later thermal cycle. Consequently, resistance, adhesion, morphology and dielectric stress can continue changing. The engineering value comes from understanding the direction and sensitivity of the effect, not from memorising a nominal number.
A robust drawing or process plan will select a qualified co-process material family and minimise unnecessary cycles. This makes the design intent visible and gives the supplier room to use a qualified material set without changing the function.
The result can be checked through coupon measurements after each scheduled firing. Where possible, keep readings before and after the next thermal or mechanical operation; the delta often reveals more than the final value.
The failure pattern to investigate is an early layer passing initially but drifting outside limit by final build. Before changing materials, confirm orientation, lot history, measurement method and acceptance limits.
Manage Registration Accumulation
The physical starting point is straightforward: Layer-to-layer errors can accumulate through separate screens and substrate handling. From there, via capture and dielectric overlap may become smaller than single-layer data suggests. For multilayer thick film process, the important issue is the amount of process margin left after normal variation is included.
On the drawing and in the review record, use stable datums and allocate worst-case stack registration. Keep the requirement functional wherever possible, while making any safety- or interface-critical boundary unambiguous.
A production trial should capture fiducial overlay data for every critical layer pair. Record the condition of the specimen and the next operation so that a later change can be traced to a specific stage.
If the team sees opposite-direction shifts that reduce capture at one corner, pause before adding inspection or rework. First check whether the layout and the qualified process window are asking for contradictory outcomes.
Inspect Before Burying
In a stable manufacturing route, surface defects become hidden evidence after the next print. This means later electrical failure can be costly and hard to localise. The observation is especially useful because it connects a visible feature to an electrical, thermal or mechanical consequence.
The control plan should define visual, thickness and electrical checks at buried interfaces. It should also name the drawing characteristic or coupon that represents the requirement, avoiding an instruction that depends on personal interpretation.
Evidence comes from stored inspection records and witness coupons. A trend across position or lot is usually more valuable than a perfect reading from one hand-picked sample.
Investigate final rejection with no information about which layer created the defect. The pattern may identify a narrow process interaction long before the final circuit becomes an open, short or out-of-tolerance value.
Schedule Trim and Assembly Access
A useful way to frame the decision is this: Laser, probe and joining tools need line of sight and physical clearance. As a result, an overcoat or upper layer can block adjustment and measurement. That cause-and-effect chain should remain visible when multilayer thick film process is reviewed with purchasing and quality teams.
The manufacturing boundary is protected when the team can place trim and test operations at the last accessible stable stage. This approach separates the customer's functional need from the supplier's machine-specific compensation.
Confirm the decision with tool-path simulation and pilot-run access review. Include both typical and boundary-condition specimens where the failure consequence justifies them.
The symptom manual rework or omitted test caused by an inaccessible feature deserves a structured investigation. Check material lot, artwork position, thermal history and measurement setup before assigning a single cause.
A Worked Engineering Review
For a three-conductor-layer circuit, create a table with layer name, paste, screen, dry, fire, registration datum, inspection and coupon. Mark which lower-layer electrical values are measured after each refire. Use via chains and minimum-overlap coupons on the same substrate panel. Schedule resistor trimming after its final planned thermal exposure but before the protective overcoat. This simple route table exposes conflicts before screens exist and becomes the basis for the production traveller.
Design Review Checklist
- List every print, dry, fire and inspection.
- Count thermal exposure of each layer.
- Budget cumulative registration.
- Use buried-interface coupons.
- Place trim and test before access is lost.
Questions Engineers Commonly Ask
Should resistors be printed early or late?
It depends on material compatibility and required later firings. The chosen sequence must be qualified for final value and stability.
Can a dielectric layer be refired?
Often yes within a qualified system, but refiring changes the total thermal history and can affect stress or adjacent layers.
Why use a process traveller during design?
It reveals missing inspections, incompatible order and access conflicts while artwork can still change.
Related Engineering Resources
Closing Note
The multilayer sequence is part of the design definition. Freeze material, artwork, thermal history and evidence gates together so the final circuit is reproducible rather than merely connected.