On this page
A cable can turn a satisfactory amplifier output into a ringing signal even when the receiver draws almost no steady current. A series resistor may help separate that capacitive load from the amplifier, but its voltage drop and settling effects still belong in the customer interface specification. Select the printed resistor with the actual amplifier, feedback connection and receiving circuit, not from a universal cable-resistance rule.
System boundary
Ceramic amplifier output, printed isolation resistor, cable and receiver. Feedback location determines whether receiver voltage and cable dynamics enter the active loop.
Integration interfaces
| Interface | Required input | Thick film role | Validation owner |
|---|---|---|---|
| Active driver | Amplifier, gain, supplies and feedback pickoff | Provide the reviewed series resistance at the correct branch | Analog circuit designer |
| Cable and receiver | Capacitance, impedance, length and operating states | Separate the load while respecting voltage-loss requirements | System integration engineer |
| Waveform verification | Probe loading, settling band and load envelope | Maintain the accepted resistance and interconnect geometry | Module test engineer |
Integration risks
| Risk | Control or verification | Validation owner |
|---|---|---|
| Passive RC estimate is presented as a stability proof | Evaluate the active loop and verify assembled responses | Analog designer |
| Out-of-loop voltage loss is omitted | Budget receiver current and return-path error | Interface owner |
| A probe or alternate cable changes the load | Document and test the complete required load set | Test engineer |
System integration decisions
- Locate the feedback pickoff relative to the series resistor before calculating its effect.
- Evaluate receiver voltage loss and capacitive settling separately from active-loop stability.
- Verify minimum and maximum cable loads, including the disconnected state.
Draw the output and feedback nodes separately
Name the amplifier output pin, the receiver signal pin and the signal return. Place the proposed isolation resistor between the first two nodes. In the simple arrangement considered here, amplifier feedback is taken before that resistor. The receiver voltage is therefore outside the direct DC feedback correction, even if the amplifier's own output voltage is accurate.
Moving the feedback pickoff to the receiver side changes the loop. It may correct a steady voltage drop but also places the cable and its dynamics inside the feedback path. That is a different compensation design, not a wiring shortcut. Identify any high-frequency local feedback branch explicitly. A drawing marked only output feedback does not provide enough information to judge which load the amplifier is controlling.
Describe the cable as an operating load
Collect cable capacitance, receiver input resistance, input protection, connector parasitics and the relevant signal frequency range. Use measured or supplier-supported values for the intended cable length and construction. A receiver with negligible normal input current can still present substantial capacitance or draw current through protection devices during startup or an abnormal input state.
A lumped capacitor is useful only when propagation and distributed cable effects are unimportant for the signal edges being evaluated. Fast edges on a sufficiently long cable require transmission-line and termination analysis. Do not apply the low-frequency lumped model merely because the useful sensor bandwidth is low; switching, startup and fault-recovery edges may be much faster than the measured signal.
Calculate the voltage delivered to the receiver
With a current-drawing receiver, the static loss across an out-of-loop resistor is current times resistance. For an illustrative 47 ohm resistor and a 1 mA receiver current, the loss is 47 mV. If receiver current changes, that loss changes too. A calibration at one load state will not necessarily correct a different operating state.
For a linear receiver resistance of 10 kilohms to the signal return, the delivered fraction is 10,000 divided by 10,047, approximately 0.99532. The loss is about 0.468 percent of the amplifier-side voltage. These assumed values illustrate the interface calculation, not a recommended resistor. Include cable resistance and return-path voltage where they are significant; the receiving instrument measures between its own signal and return terminals.
Estimate the added passive settling time
If the amplifier-side node behaves as an ideal voltage source and the receiver is an unloaded lumped capacitance, the added passive time constant is tau = Riso times CL. Here Riso is isolation resistance in ohms, CL is total load capacitance in farads and tau is in seconds. The corresponding passive pole is one divided by two pi tau. This model deliberately excludes the amplifier's loop dynamics.
For the illustrative 47 ohm resistor and a 2 nF load, tau is 94 ns and the passive pole is approximately 1.693 MHz. A first-order step reaches within one percent of its final value after approximately 4.605 tau, or 433 ns. Those numbers do not establish that the amplifier is stable or that the complete module settles in 433 ns. They show only the extra passive response that must coexist with the real amplifier behavior.
Use the amplifier model to choose the candidate range
Review the actual amplifier's capacitive-load guidance at the intended closed-loop configuration, supply and output state. The output impedance and feedback response determine how the load changes loop behavior. A resistor value that works with one amplifier is not automatically suitable for another, and a larger resistor is not automatically a better overall interface.
Use the device's applicable model or manufacturer-supported compensation method to choose candidate values, then validate the assembled circuit. Preserve the actual feedback topology in simulation. An ordinary RC low-pass calculation cannot establish phase margin because it does not contain the active loop. Likewise, the correct damping of a separate Sallen-Key filter says nothing by itself about stability when its output drives this cable.
Compare candidates using the customer result
Consider an assumed maximum permitted static series loss of 20 mV at 1 mA. That requirement limits the total relevant series resistance to 20 ohms. If a 47 ohm candidate is required by the verified stability design, the two requirements conflict. The response is to reconsider the driver, topology or load, not to sign off one calculation and ignore the other.
| Observation | What it establishes | Next decision |
|---|---|---|
| Ringing reduces with added resistance | One tested load responds better | Check all required loads and operating states |
| Receiver voltage misses its DC limit | Series loss consumes the accuracy budget | Change the interface or allocated resistance |
| Passive RC settling is acceptable | Added low-pass delay may fit | Still verify active-loop settling and overshoot |
| Remote feedback removes DC loss | A different loop is now controlling the cable | Reanalyse compensation and failure states |
| Only the longest cable was tested | One capacitive state has been covered | Include shorter, disconnected and alternate receivers |
Measure both sides without changing the problem
Capture amplifier-side and receiver-side waveforms with probes appropriate to the expected bandwidth and loading. A probe adds capacitance and can change the very oscillation being investigated. Record probe type, connection length, receiver state and cable identity. Begin with a small signal that keeps the amplifier linear, then test required large-signal excursions as a separate condition.
Record overshoot, undershoot, ringing duration, final voltage and the time to enter and remain inside the specified error band. A trace that looks smooth at a coarse time scale can still miss a narrow settling window. Conversely, a deliberate passive slowdown need not indicate instability. Compare the measured behavior with both the passive load estimate and the active-circuit prediction before changing resistor value.
Specify the printed resistor as part of the output interface
For a ChipSimple ceramic module enquiry, identify the resistor's terminals, intended value range, current conditions and available layout region. Locate it relative to the amplifier and external connector so the isolated branch is unambiguous. The physical implementation and interconnect parasitics must preserve the reviewed circuit; a resistor placed on the wrong branch does not provide the assumed isolation.
Supply the accepted load envelope and the validation results with the design revision. Include power-up, power-down and receiver-disconnection conditions where relevant. Retain separate acceptance limits for amplifier-side operation and customer-side voltage. The useful deliverable is a verified cable interface with a controlled resistor requirement, not simply a resistance value described as stable without naming the connected system.
Define the cable-driven output requirement
Provide the amplifier schematic and the voltage the receiver must actually obtain.
- Amplifier identity, supplies, gain and feedback connection before or after the isolation resistor.
- Cable construction, lengths, capacitance and receiver resistance or current states.
- Signal amplitude, edge timing, allowed loss, settling band and transient limits.
- Candidate resistor values, module layout and measured waveforms at both ends.
The drawing-upload form loads as you reach this section.